A Practical Guide to Verilog-A: Mastering the Modeling Language for Analog
64,19 €
Chapter Goal: Introducing modules, as basic units of hierarchy in Verilog-A language, and their instantiation in SPICE and Verilog-A netlists. Chapter Goal: Verilog-A delineation. Comparison to other HDLs and modeling languages.
Jetzt bei Ebay:
