Dual Core RISC Processor with configurable hardware using VERILOG by Kumar Nisha
34,68 €
This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually.
Jetzt bei Ebay: