FPGA Implementation of MPEG-2 Video decoder: FPGA Implementation of base layer M
41,97 €
The bit-by-bit algorithm, for decoding the base layer Mpeg-2 video stream, was abstracted from the C code and the corresponding hardware module for decoding the sequence was designed in VHDL using Quartus 6.2 tool supplied by Altera.
Jetzt bei Ebay:
