High Frequency Interconnect Characterization and Modeling: For VLSI On-Chip Inte
50,00 €
Continuous scaling of transistors combined withincreased chip area results in the ratio of globalwire delay to gate delay increasing at a super-linearrate. On-chip 3-Dcapacitance modeling capabilities for arbitrarilyshaped objects are also presented.
Jetzt bei Ebay:
