Low Power Direct Digital Frequency Synthesizer Using FPGA: Design,Simulation,and
50,26 €
In order to avoid the high power consumption, no ROM is used but piecewise linear approximation is employed. The power consumption is 0.396 W at 100MHz clock frequency. The Spurious-Free Dynamic Range (SFDR) is better than 59 dBc at low synthesized frequencies and the frequency resolution is 1.5 kHz.
Jetzt bei Ebay: