On-Chip Training NPU - Algorithm, Architecture and SoC Design by Donghyeon Han H
150,98 €
By Donghyeon Han, Hoi-Jun Yoo. On-Chip Training NPU - Algorithm, Architecture and SoC Design. Chapter 1 Introduction. - Chapter 6 HNPU-V1: An Adaptive DNN Training Processor Utilizing Stochastic Dynamic Fixed-point and Active Bit-precision Searching.
Jetzt bei Ebay: