Principles of Verifiable RTL Design: A functional coding style supporting verifi
123,08 €
Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog explains how you can write Verilog to describe chip designs at the RT-level in a manner that cooperates with verification processes.
Jetzt bei Ebay:
