System Verilog Assertions und Funktionsabdeckung: Leitfaden zur Sprache,
108,52 €
Written by a professional end-user of ASIC/SoC/CPU and FPGA design and Verification, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects.
Jetzt bei Ebay: