Verification by Error Modeling: Using Testing Techniques in Hardware Verificatio
122,08 €
(Reiner Kolla, Zentralblatt MATH, Vol. 1049 (24), 2004). Verification by Error Modeling. Short Title VERIFICATION BY ERROR MODELING. DESIGN FLOW Integrated circuit (IC) complexity is steadily increasing.
Jetzt bei Ebay:
