Verilog Hdl Design Examples, Paperback by Cavanagh, Joseph, Like New Used, Fr...
86,49 €
The purpose of this book is to present the Verilog language together with a wide variety of examples, so that the reader can gain a firm foundation in the design of the system using Verilog HDL. The Verilog projects include the design module, the test bench module, and the outputs obtained from the simulator that illustrate the complete functional operation of the design.
Jetzt bei Ebay: