ASIC Design und Synthese: RTL-Design mit Verilog von Taraate, Vaibbhav
166,11 €
He completed his M.Tech. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog, VHDL and SystemVerilog. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.
Jetzt bei Ebay:
![Produktbild - Verilog Hdl Synthesis, a Practical Primer by J. Bhasker [Paperback]](https://i.ebayimg.com/thumbs/images/g/s3sAAeSweb9oUv3C/s-l140.jpg)
![Produktbild - Verilog Digital System Design [Second Edition] Hardly Used, Very Good Condition](https://i.ebayimg.com/thumbs/images/g/p68AAOSw8sJc7CGB/s-l140.jpg)
