RTL-Modellierung mit Systemverilog für Simulation und Synthese: Mit Systemve...
122,02 €
This book reflects the SystemVerilog-2012/2017 standards. This book is for engineers who already know, or who are learning, design engineering. Th does not present design theory; it shows how to apply that theory to write RTL models that simulate and synthesize correctly.
Jetzt bei Ebay: