PLD Based Design with VHDL: RTL Design, Synthesis and Implementation by Vaibbhav
155,91 €
By Vaibbhav Taraate. He has over 15 Years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog and VHDL. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis/optimization, static timing analysis, system design using microprocessors, high speed VLSI designs, and architecture design of complex SOCs.
Jetzt bei Ebay:
