Die Inhalte dieser Webseite enthalten Affiliate-Links, für die wir möglicherweise eine Vergütung erhalten.
  • Bild 1

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilo

Ø 0.0
0 Bewertungen
153,36 €

This book reflects the SystemVerilog-2012/2017 standards. This book is for engineers who already know, or who are learning, digital design engineering. The book does not present digital design theory; it shows how to apply that theory to write RTL models that simulate and synthesize correctly.

Jetzt bei Ebay: